



Europäisches Patentamt
European Patent Office
Office européen des brevets

⑪ Publication number:

0 398 088
A1

⑫

EUROPEAN PATENT APPLICATION

㉑ Application number: 90108435.0

㉓ Int. Cl.⁵: H01L 21/56, H01L 23/52,
H01L 31/0203, H01L 33/00

㉒ Date of filing: 04.05.90

㉔ Priority: 18.05.89 JP 125311/89

㉕ Date of publication of application:
22.11.90 Bulletin 90/47

㉖ Designated Contracting States:
DE FR GB

㉗ Applicant: Kabushiki Kaisha Toshiba
72, Horikawa-cho Sawai-ku
Kawasaki-shi(JP)


㉘ Inventor: Tomisawa, Yutaka, c/o Intellectual
Property Div.
Kabushiki Kaisha Toshiba, 1-1 Shibaura
1-chome
Minato-ku, Tokyo 105(JP)
Inventor: Fukuda, Toshikazu, c/o Intellectual
Property Div.
Kabushiki Kaisha Toshiba, 1-1 Shibaura
1-chome
Minato-ku, Tokyo 105(JP)
Inventor: Inoue, Kazuhiko, c/o Intellectual
Property Div.
Kabushiki Kaisha Toshiba, 1-1 Shibaura
1-chome
Minato-ku, Tokyo 105(JP)

㉙ Representative: Lehn, Werner, Dipl.-Ing. et al
Hoffmann, Eitle & Partner Patentanwälte
Arabellastrasse 4
D-8000 München 81(DE)

㉚ A semiconductor device for detecting or emitting a magnetic line of force or light and a mold for molding a package.

EP A1
0 398 088
A1
A semiconductor device (100) for detecting or emitting a magnetic line of force or light is so provided that the major surface (11) of its built-in semiconductor chip (10) has a predetermined inclination angle (8) relative to a mount surface (91) of a mount substrate (90). An active layer of element (16) for detecting a magnetic line of force or light or an element (24) for emitting a magnetic line of force or light is formed on the major surface (11) of the semiconductor chip. It is, therefore, possible to achieve a smaller mount thickness as defined relative to a mount surface and to detect a magnetic line of force or light coming in a direction parallel to the mount surface or to emit a magnetic line of force or

light in a direction vertical to the mount surface.



F I G. 3




FIG. 8




FIG. 10

A semiconductor device for detecting or emitting a magnetic line of force or light and a mold for molding a package

The present invention relates to a semiconductor device having a built-in semiconductor chip with a magnetic-line-of-force- or light-detecting or -emitting element mounted thereon, such as a Hall element, a photodiode, a light emitting diode and a semiconductor laser, and to a mold for forming a package.

Figs. 1 and 2 show a conventional semiconductor device containing a semiconductor chip having an element mounted thereon to detect, for example, a magnetic line of force or light.

As shown in Figs. 1 and 2, a semiconductor chip 80 has a magnetic-line-of-force- or light-detecting element, such as a Hall element and a photodiode, and is so sealed in a package 82 that its major surface 81 is vertically oriented with respect to a mount surface 91 of a mount substrate 90 of an electronic machinery. By the "major surface" appearing in a later description is meant a chip's surface on which is formed a magnetic-line-of-force- or light-detecting or -emitting element. External leads 83 extend from the package 82 in a direction parallel to the major surface 81 of the chip. The external lead 83 has a narrowed forward end portion inserted into a socket hole 93 of the mount substrate 90. A semiconductor device 200 thus provided is called a single in-line package type.

The semiconductor device 200 can detect, for example, a magnetic line of force A (or light) coming in a direction parallel to the mount surface 91 because the major surface 11 of the semiconductor chip 10 is oriented vertical to the mount surface 91.

However, a mount thickness H as indicated by arrows in Figs. 1 and 2 becomes greater since the semiconductor device 200 is so configured that the major surface 81 of the chip is formed in the direction perpendicular to the mount substrate 90. It is, therefore, not possible to detect a magnetic line of force or light coming from the direction vertical to the mount surface 90.

An object of the present invention is to provide a semiconductor device having a smaller vertical mount thickness as defined relative to a mount surface, which detects a magnetic line of force or light coming in a direction parallel to the mount surface of a mount substrate and that coming in a direction vertical to the mount surface.

Another object of the present invention is to provide a semiconductor device having a smaller vertical mount thickness as defined relative to a mount surface, which emits a magnetic line of force or light in a direction parallel to the mount surface of a mount substrate and in a direction

vertical to the mount surface.

Another object of the present invention is to provide a package formation mold which is suitable to the ready manufacture of a low-cost semiconductor device.

According to the present invention, the semiconductor device includes a semiconductor device mounted on a mount surface of a mount substrate, comprising: a semiconductor chip having an active layer, on a major surface, which detects at least one of a magnetic line of force and light; at least one lead connected at one end to the semiconductor chip and at the other end to the mount substrate; and a package for sealing the semiconductor chip such that the major surface of the semiconductor chip is inclined at a predetermined angle to the mount surface.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

Figs. 1 and 2, each, are a side view showing a conventional semiconductor device as viewed in a different direction;

Fig. 3 is a side view showing a semiconductor device according to a first embodiment of the present invention, Fig. 3A being a perspective view showing a first semiconductor chip built in the semiconductor device, Fig. 3B being a cross-sectional view as taken along line 3B-3B in Fig. 3A, Fig. 3C being a perspective view showing a second semiconductor chip built in the semiconductor device and Fig. 3D being a cross-sectional view as taken along line 3D-3D in Fig. 3C;

Figs. 4A to 4C are cross-sectional views showing a sequence of the manufacturing steps of the semiconductor device according to a first embodiment of the present invention;

Fig. 5 is diagram for explaining an arrival of a magnetic line of force at the semiconductor device of the first embodiment;

Fig. 6 is a characteristic curve showing a relation of the an inclination angle θ of the semiconductor chip built in the semiconductor device to an output;

Fig. 7 is a diagram for explaining the emission of a magnetic line of force at the semiconductor device of the first embodiment;

Fig. 8 is a side view showing a semiconductor device according to a second embodiment of the present invention;

Figs. 9A to 9C are cross-sectional views showing a sequence of the manufacturing steps of the semiconductor device according to a first em-

bodiment of the present invention;

Fig. 10 is a cross-sectional view showing a mold which is used in the manufacture of a semiconductor device according to the second embodiment of the present invention;

Figs. 11 to 13, each, are a side view showing a semiconductor device according to a third embodiment of the present invention as viewed in a different direction;

Fig. 14 is a plan view showing a semiconductor device according to a fourth embodiment of the present invention;

Figs. 15 to 17, each, are a side view showing a semiconductor device according to a fourth embodiment of the present invention as viewed in a different direction;

Figs. 18 to 20, each, are a side view showing a semiconductor device according to a fifth embodiment of the present invention as viewed in a different direction;

Figs. 21 to 23, each, are a side view showing a semiconductor device according to a sixth embodiment of the present invention as viewed in a different direction;

Fig. 24 is a cross-sectional view showing a semi-conductor device according to a seventh embodiment of the present invention;

Figs. 25 to 27, each, are a side view showing a semiconductor device according to a eighth embodiment of the present invention as viewed in a different direction;

Figs. 28 to 29, each, are a side view showing a semiconductor device according to a ninth embodiment of the present invention as viewed in a different direction; and

Figs. 30 to 31, each, are a side view showing a semiconductor device according to a tenth embodiment of the present invention as viewed in a different direction.

The embodiments of the present invention will be explained below with reference to the accompanying drawings.

Embodiment 1

A semiconductor device according to a first embodiment of the present invention is a gull wing lead type device composed of a surface mounting type device (hereinafter referred to as an SMD) built-in magnetic line-of-force- or light-detecting or -emitting semiconductor chip.

As shown in Fig. 3, a magnetic-line-of-force- or light-detecting or -emitting semiconductor chip 10 is sealed in a package 12 such that its major surface 11 is located in a direction parallel to an upper surface 12A of the package 12. External leads 13A and 13B are projected from the left- and

right-sides of the package 12, respectively. The external leads 13A and 13B are bent partway in the direction of a mount surface 91 and again bent in a direction parallel to the mount surface 91. The forward end portions of the external leads 13A and 13B are bonded to a conductive film pattern 92 which is formed on the mount surface 91. Such external leads are called "gull wing leads".

In Fig. 3, L1 and L2 denote the lengths of the external leads 13A and 13B, respectively, which are defined in a direction to the mount surface 91, noting that the length L1 is different from the length L2 as shown in Fig. 3. The package 12 by itself is tiltable relative to the mount surface 91. The semiconductor chip 10 is so sealed in the package 12 that the major surface 11 of the chip has an inclination angle θ with respect to the mount surface 91.

Fig. 3A is a perspective view showing one form of a built-in semiconductor chip of a semiconductor device of the present invention. Fig. 3B is a cross-sectional view as taken along line 3B-3B in Fig. 3A.

As shown in Figs. 3A and 3B, for example, active layers of Hall element 16 for detecting a magnetic line of force is formed in, for example, a GaAs substrate 15. A surface on which is formed the active layers, such as active layers of Hall element, is called as the major surface 11. A protective film (an insulating film) 17 is formed on the GaAs substrate 15. Bonding pads 14 are locally provided on the protective film 17 and electrically connected to the active layers of Hall element 16.

The semiconductor device of the present invention contains the semiconductor chip 10 as set forth above and can detect, for example, a magnetic line of force.

Active layers of photodiode, active layers of phototransistor, active layers of photothyristor or the like may be used in place of the active layers of Hall element 16. In this case, the semiconductor chip and hence the semiconductor device detects light.

Fig. 3C is a perspective view showing a second form of a semiconductor chip of a semiconductor device of the present invention. Fig. 3D is a cross-sectional view as taken along line 3D-3D in Fig. 3C.

As shown in Figs. 3C and 3D, a first clad layer 20 of P type InGaAlP is formed on, for example, a P type GaAs substrate 19. An active layer 21 of InGaAlP is formed on the first clad layer 20 and a second clad layer 22 of n type InGaAlP is formed on the active layer 21. A cap layer 23 of n type GaAs is formed on the second clad layer 22 and an electrode 18 is formed on the cap layer. An oscillation area (emitting area) is formed at the active layer 20 to correspond to the electrode 18. A laser beam is emitted from the oscillation area 24. A surface of the active layer 21 which forms the

oscillation area 24 is called a major surface 11.

The semiconductor device of the present invention can contain the aforementioned semiconductor chip 10 and, for example, emit light.

Not only a semiconductor laser but also a light emitting diode and a laser diode for instance may be employed to emit light from the semiconductor chip.

A method for manufacturing a semiconductor device according to one embodiment of the present invention will be explained below with reference to Figs. 4A to 4C.

As shown in Fig. 4A, a semiconductor chip 10 manufactured by an ordinary manufacturing method with a magnetic-line-of-force- or light-detecting or -emitting element formed thereon is prepared. Then the semiconductor chip 10 is bonded to a bed 31 of a lead frame - a die bonding step. A bonding pad, for instance, not shown, on the semiconductor chip 10 is electrically connected by wires 32 to corresponding external leads 13A and 13B of the lead frame - a wire bonding step.

Then a package 12 for sealing the semiconductor chip 10 and portions of the external leads 13A and 13B, together with the wires, is formed, as shown in Fig. 4B, with the use of a corresponding package formation mold. As the mold, use may be made of an ordinary mold which is used in the manufacture of an ordinary semiconductor device. In this case, a package 12 is molded by pouring insulating resin, such as synthetic resin, into the mold. At that time, a sealing packaging step is carried out with the major surface 11 of the semiconductor chip 10 situated parallel to the upper surface 12A of the package 12 in which case the external leads 13A and 13B are projected from the corresponding positions at both the sides of the package.

The external leads 13A and 13B are cut away from the lead frame in a manner to have respective lengths. Then the external leads 13A and 13B are bent partway in a direction of the bottom of the package 12 and then bent in the outer direction of the package 12. At this time, the external leads 13A and 13B are made to have different lengths upon being bent in the direction vertical to the aforementioned bottom direction (the mount direction). In the embodiment shown in Fig. 4, the external leads 13A and 13B are made to have lengths L1 and L2, respectively, and a relation $L1 < L2$.

As shown in Fig. 4C, with 1.5mm representing a dimension D between the external leads 13A and 13B extending from both the sides of the package 12 and 0.87mm representing a difference ($L2 - L1$) between the vertical portions of the external leads 13A and 13B, the major surface 11 of the semiconductor chip 10 can be made at an inclination angle

of about 30° relative to the mount surface of the mount substrate (90 in Fig. 3) of the electronic device. By so doing, the major surface 11 of the chip 10 has an inclination angle θ to the mount surface of the mount substrate.

The manner of detecting a magnetic line of force or emitting light on the semiconductor device 100 of the present embodiment will be explained below with reference to Figs. 5 to 7.

Fig. 5 is a diagram showing the manner in which a magnetic line of force reaches of the aforementioned chip 10 on the first embodiment. Fig. 6 is a characteristic curve showing a relation of the inclination angle of the chip built in the semiconductor device of the first embodiment to an output obtained.

Let it be assumed that, in Fig. 5, the magnetism A acts parallel to the mount surface, not shown. In the semiconductor device 100 of the first embodiment, the major surface 11 of the chip 10 has a predetermined inclination angle θ to the mount surface, not shown. For this reason, the major surface 11 is so oriented as to allow the magnetic line of force to be directed not only in a horizontal direction but also in a vertical direction to the mount surface. It is, therefore, possible to detect, as shown in Fig. 5, a magnetic line of force, A, coming in a direction parallel to the mount surface.

As indicated by the characteristic curve in Fig. 6, a relation of the aforementioned inclination angle θ to a detection output Vh is such that a maximum value Vhm is attained at $\theta = 90^\circ$ and a minimum value (that is, zero) at $\theta = 0$. It has been found that this relation can be expressed by the following equation:

$$Vh = Vhm \cdot \sin\theta$$

In the semiconductor device 100 of the first embodiment, it is possible to obtain an output of 50% of the maximum value Vhm , for example, at $\theta = 30^\circ$.

The output, in this case, is lowered in comparison with that of the conventional SIP type semiconductor device shown in Figs. 1 and 2. According to the present semiconductor device, since the major surface of the built-in semiconductor chip is not formed in a direction vertical to the mount surface, the mount thickness corresponding to H in Figs. 1 and 2 can be made smaller when the package is mounted on the mount substrate. The lowering of the output Vh can be compensated for by, for example, improving the semiconductor chip 10 per se or any other proper means. That is, the semiconductor device of the first embodiment can adequately be employed without decreasing the effects of the present invention.

The characteristic of the present semiconductor device upon the detection of light, not magnetism, can be expressed by a sine function as

shown in Fig. 6.

The conventional SIP type semiconductor device as shown in Figs. 1 and 2 cannot detect a magnetic line of force or light coming in a direction vertical to the mount surface, this being a case of $\theta = 0$.

In the semiconductor device of the first embodiment, it is possible to detect the magnetic line of force or light coming in a direction vertical to the mounting surface, because the major surface 11 of the chip 10 is so oriented as to have an inclination angle ($90-\theta$) to the magnetic line of force or light coming from the vertical direction.

The output characteristic of the present semiconductor device with respect to the magnetic line of force or light coming from the direction vertical to the mount surface can be expressed as a sine function as shown in Fig. 6.

Fig. 7 is a diagram showing the state of the light emission of a light emitting element, such as a semiconductor laser, mounted on the chip 10 of the semiconductor device of the first embodiment.

Let it be assumed that, in Fig. 7, a line 30 is parallel to the mount surface, not shown. In the semiconductor device 100 of the first embodiment, the major surface 11 of the semiconductor chip is so oriented as to have an inclination angle θ to the mount surface. The light E emitting from the semiconductor chip 10 has an inclination angle θ with respect to the mount surface. By so doing, the emitting light E can be expressed by horizontal and vertical components \vec{e}_l and \vec{e}_v as vectorially given below:

$$\vec{E} = \vec{e}_l + \vec{e}_v$$

Further, at the output of the light $E = VE$, the output Vv of the vertical component \vec{e}_v can be expressed by the following sin function:

$$Vv = VE \cdot \sin\theta$$

With a light emitting element-equipped chip 10 built in the semiconductor device 100 of the first embodiment, a light component vertical to the mount surface can be emitted, ensuring a semiconductor device having a smaller mount thickness as opposed to H in Figs. 1 and 2.

According to the manufacturing method as shown in Figs. 4A to 4C, it is only necessary to exchange a lead frame configuration (including external leads 13A and 13B) upon comparison with an ordinary manufacturing method. It is possible to utilize a majority of the existing equipment, in particular an expensive assembling equipment, without being modified. No extra assembling facility is required in the manufacturing of a semiconductor device of the present invention. That is, it is thus

possible to readily manufacture a semiconductor device 100 at low costs without using any special equipment.

5 Embodiment 2

10 A semiconductor device according to a second embodiment of the present invention will be explained below with respect to Fig. 8 with the same reference numerals employed to designate parts or elements corresponding to those shown in Fig. 3 except for different parts or elements only.

15 As shown in Fig. 8, a semiconductor device 102 of the second embodiment is of such a type that a major surface 11 of a magnetic-line-of-force- or a light-detecting or -emitting element mounted semiconductor chip 10 is sealed in a package 12 in a predetermined inclination angle with respect to an upper surface 12A of the package 12. In this case, the upper surface 12A of the package 12 is situated parallel to a mount surface 91. Given an inclination angle θ between the major surface 11 of the chip 10 and the upper surface 12A of the package 12, the major surface 11 of the chip 10 is so oriented as to have an inclination angle θ with respect to the mount surface 91.

20 The semiconductor device 102, like the first embodiment, can detect a magnetic line of force or light coming in a direction parallel to the mount surface 91 or emit a magnetic line of force or light in a direction vertical to the mount surface 91. Since the semiconductor device 102 has its package 12 per se mounted parallel to the mount surface 91 of a mount substrate 90, the mount thickness of the semiconductor device of the first embodiment corresponding to H in Figs. 1 and 2 can be reduced upon being compared with that of the first embodiment of the present invention. As the upper surface 12A, in particular, of the package is situated parallel to the mount surface 91, the automatic mounting of the semiconductor device as has often been utilized in the case of an SMD can be achieved on the existing automatic mounting equipment. As a result, it is possible to utilize vacuum suction at the upper surface 12A of the package and to readily pick up the semiconductor device 102 per se.

25 30 35 40 45 50 The way of manufacturing a semiconductor device according to the second embodiment of the present invention will be explained below with reference to Figs. 9A to 9C.

55 As shown in Fig. 9A, a semiconductor chip 10 with a built-in element for detecting or emitting a magnetic line of force or light is bonded to a bed 31 on a lead frame as in the step set forth in Fig. 4A - a die-bonding step. Then a bonding pad for instance on the semiconductor chip 10 is elec-

trically connected by external leads 13A and 13B on the lead frame - a wire bonding step.

As shown in Fig. 9B, a package 12 which seals, together with wires, the semiconductor chip 10 and parts of external leads 13A and 13B is formed by a mold in the same step as set forth in Fig. 4B. At this time, the semiconductor chip 10 and package 12 is so sealed as to have a predetermined inclination angle between their surfaces 11 and 12A. At this time, the external leads 13A and 13B are projected at different places on both the sides of the package 12. In order for this to be achieved, use may be made of a package formation mold as shown, for example, in Fig. 10.

Fig. 10 is a cross-sectional view showing part of the package formation mold 70 suited to the manufacture of a semiconductor device of the second embodiment.

As shown in Fig. 10, the mold 70 is composed of a pair of mold halves 71 and 72, upper and lower, with the opposite sides thereof inclined with respect to the mating surfaces of the mold halves to provide two molding cavities 75 and 77 with respect to the upper and lower surfaces corresponding to the top and bottom of the mold in which case the opposite sides of the mold halves are higher for one and lower for the other. By so doing, the bottom surface 76 of the mold cavity 75 of the upper mold half 71 is inclined at a predetermined angle to the mating surface 74 of the mold and the bottom surface 78 of the mold cavity 77 of the lower mold half 72 is inclined at a predetermined angle to the mating surface 74 of the mold.

A semiconductor chip-mounted lead frame is sandwiched between the mutually parallel mating surfaces 74 of the upper and lower mold halves 71 and 72 and insulating resin, such as synthetic resin, is poured into the mold 70 to mold a package 12.

Then, as shown in Fig. 9C, external leads 13A and 13B are each made to have predetermined lengths in the same way as set out above in Fig. 4C and separated away from the lead frame. The external leads 13A and 13B are first bent partway toward the bottom of the package 12 and then bent with their forward end portions oriented outwardly of the package 12. At this time, the external leads 13A and 13B are so formed that their vertical lengths over which the bent sections extend toward the aforementioned bottom (the mount surface) are made different from each other. In an example shown in Fig. 9C, external leads 13A and 13B are made to have lengths L1 and L2, respectively, as given below: $L1 < L2$.

Let it be assumed that, in Fig. 9C, $D = 1.5\text{mm}$ and $(L2 - L1) = 0.87\text{mm}$ where D : the distance between the external leads 13A and 13B as extending from both the sides of the pack-

age 12; and $L1, L2$: the vertical lengths of the external leads 13A and 13B.

In this case, the semiconductor chip 10 can be mounted relative to the mount surface of the mount substrate with the major surface 11 inclined at about 30° relative to the mount surface. By so doing, the major surface 11 of the semiconductor chip 10 built in the semiconductor device 102 has an inclination angle of about 30° with respect to the mount surface of the mount substrate.

Even in the aforementioned manufacturing method, the existing assembling equipment can be utilized, as it is, in the same way as explained in connection with Figs. 4A to 4C. It is thus possible to readily manufacture a semiconductor device at low costs.

20 Embodiment 3

A semiconductor device according to a third embodiment of the present invention will be explained below with reference to Figs. 11 to 13. In Figs. 11 to 13, the same reference numerals are employed to designate parts or elements corresponding to those shown in Fig. 3 except for different parts or elements as will be set forth below.

The semiconductor device 104 of the third embodiment is of such a J-bend type that the forward end portions of the external leads 13A and 13B are J-bent as shown in Figs. 11 to 13.

Even if the J-bend type is adopted for the external leads 13A and 13B, the vertical lengths of the external leads 13A and 13B extending toward a mount surface, not shown, as defined above are made different from each other. By so doing, the major surface 11 of the semiconductor chip 10 can be made to have a predetermined inclination angle relation to the mount surface, not shown. It is thus possible to obtain the same advantage as set out in connection with the aforementioned embodiment.

45 Embodiment 4

A semiconductor device according to a fourth embodiment of the present invention will be explained below with reference to Figs. 14 to 17. In Figs. 14 to 17, the same reference numerals are employed to designate parts or elements corresponding to those shown in Fig. 3 except for different parts or elements as will be set out below.

As shown in Figs. 14 to 17, a semiconductor device 106 of the fourth embodiment of the present invention is of a quad flat package (QFP) having external leads 13A to 13D projected from four sides of a package 12.

If the present invention is applied to the QFP type semiconductor device, external leads 13A and 13B which are projected from the two opposite sides of the package are made, as in the aforementioned first to third embodiments, to have different vertical lengths as defined with respect to a mount surface, not shown.

Further, external leads 13C and 13D which are projected from the other two opposite sides of the package are made to have different vertical lengths as defined with respect to the mount surface, not shown, so that a corresponding inclination angle can be obtained between the major surface 11 and the mount surface, not shown. If a plurality of external leads 13C and that of external leads 13D are provided on the package, their vertical lengths can be made different to meet the aforementioned inclination angle.

If the aforementioned external leads are so provided as set out above, the present invention can be applied to the QFP type semiconductor device, obtaining the same advantages as set forth in connection with the aforementioned embodiments.

Embodiment 5

A semiconductor device according to a fifth embodiment of the present invention will be explained below with respect to Figs. 18 to 20. In Figs. 18 to 20, the same reference numerals are employed to designate parts or elements corresponding to those shown in Fig. 3 except for different parts or elements as will be set out below.

As shown in Figs. 18 to 20, the semiconductor device 108 of the fifth embodiment is of such a type that external leads 13C and 13D projected from the two opposite sides of a package 12 are made to have different vertical lengths as defined with respect to a mount surface, not shown, so that a predetermined inclination angle is obtained between the major surface 11 of the chip and a mount surface, not shown. If a plurality of external leads 13C and that of external leads 13D are provided on the package, their vertical lengths as defined above are so varied as to meet the aforementioned inclination angle.

Even the aforementioned external leads 13A and 13B can be made to incline the major surface 11 of the chip at a given angle to the mount surface not shown. Further, in the semiconductor device 108 of the fifth embodiment, the external leads 13A and 13B are not located on those sides of the package on which the major surface 11 of the chip is inclined in a direction shown in Figs. 18 to 20. It is, therefore, possible to reduce an effect of the external lead 13A or 13B when a magnetic

line of force or light, for example, is emitted in a direction vertical to the mount surface. It is desirable that an element for emitting a magnetic line of force or light be mounted on the semiconductor chip 10 built in the semiconductor device 108 of the fifth embodiment.

Embodiment 6

A sixth embodiment of the present invention will be explained below with reference to Figs. 21 to 23. In Figs. 21 to 23, the same reference numerals are employed to designate parts or elements corresponding to those shown in Fig. 3 except for parts or elements as will be set out below.

As shown in Figs. 21 to 23, the semiconductor device 110 of the sixth embodiment constitutes a combination of the concept of the first embodiment and that of the fifth embodiment. That is, external leads 13E and 13F projected from two opposite sides of a package 12 are made to have different vertical lengths as defined above with respect to a mount surface, not shown, so that the major surface 11 of the semiconductor chip 10 is so varied as to meet a predetermined inclination angle defined between the major surface 11 of the semiconductor chip 10 and the mount surface.

In the arrangement shown in Figs. 21 to 23, the major surface 11 of the semiconductor chip can be inclined on those sides of the package on which the external leads 13E and 13F are projected in a direction shown in Figs. 21 to 22. The major surface 11 of the chip can also be inclined in the other direction in which the external leads 13E and 13F are projected as shown in Figs. 21 to 23. By so doing, the major surface 11 of the chip is inclined both in a first direction first-mentioned and in a second direction vertical to the first direction. Thus, the semiconductor device 110 of the sixth embodiment can detect a magnetic line of force or light coming in the direction (first direction) parallel to the mount surface, not shown, and in the direction (second direction) vertical to a plan of the first direction.

Embodiment 7

The way of surface-mounting an SMD according to the seventh embodiment of the present invention on the mount substrate of an electronic device will be explained below with reference to Fig. 24.

Fig. 24 is a cross-sectional view showing a 3-layered device having three semiconductor circuit substrates with an SMD surface-mounted thereon

each. The same reference numerals are employed in Fig. 24 to designate parts or elements corresponding to those shown in the preceding drawings.

As shown in Fig. 24, three mount substrates 90 are provided on the three-layered device and have a mount surface 91 each. Of the three mount substrates 90, one mount substrate can be used to mount semiconductor devices on each surface of the mount substrate. For this reason, a second mount surface 91A exists on the rear side of the mount surface 91. A conductive film pattern 92 for constituting a desired circuit pattern is formed on the mount surfaces 91 and 91A. Semiconductor devices 102, 108 and 202 are mounted on the conductive film pattern 92 through which a supply of a drive voltage as well as a supply of an electrical signal to and from an associated circuit is carried out. The semiconductor device 102 is of the same type as set out in connection with the second embodiment and a light detecting element, such as a photodiode, is mounted on a semiconductor chip 10 built in the semiconductor device. By so doing, the semiconductor device 102 detects light E. The semiconductor device 108 is of the same type as set out in connection with the fifth embodiment and a light emitting element, such as a semiconductor laser, is mounted on the semiconductor chip 10 built in the present semiconductor device. Therefore, the semiconductor device 108 can emit light and the semiconductor device 202 is of an ordinary type with an element, such as a MOSFET or a bipolar transistor, mounted on a built-in semiconductor chip 10 and performs various functions necessary for a circuit or circuits, such as a logical operation and signal control.

Incorporating the semiconductor devices of the present invention into the aforementioned layered circuit substrate structure ensures the following advantages.

First, the mount thickness as defined in connection with the embodiments of the present invention becomes smaller by mounting the semiconductor device 102 on a given location to detect light E coming in a direction parallel to the mount surfaces 91 and 91A. The layered circuit substrate structure allows light E to be detected at the intermediate layer in particular. Further, the semiconductor device 102, like the ordinary semiconductor device 202, can automatically be arranged and mounted on the mount surface by utilizing an automatic mount technique.

The mount thickness as defined in connection with the aforementioned embodiment becomes smaller by mounting the semiconductor device 108 on the mount surface to emit light E in a direction vertical to the mount surface 91A. Mounting the semiconductor device 102 at a proper location on

the mount surface to receive light E emitted by the semiconductor device 108 can ensure the effective reception of light E. The semiconductor device 108, like the ordinary semiconductor device 202, can automatically be arranged and mounted by utilizing the automatic mount technique.

By applying the aforementioned surface mount technique to the semiconductor device of the present invention it is not necessary to use the semiconductor device of, for example, Fig. 1 and 2 at a location to receive a magnetic line of force or light coming in a direction parallel to the mount surface. The aforementioned semiconductor structure can avoid the joint use of the SMD and pin-insertion type device and achieve a smaller mount thickness as defined above and can readily be achieved as a labor-saving and hence a low-cost unit.

It is to be noted that, in the arrangement shown in Fig. 24, a magnetic line of force can be used in place of the light E.

Embodiment 8

A semiconductor device according to an eighth embodiment of the present invention will be explained below with reference to Figs. 25 to 27. In Figs. 25 to 27, the same reference numerals are employed to designate parts or elements corresponding to those shown in Fig. 3 except for different parts or elements as will be set out below.

The semiconductor device according to the eighth embodiment of the present invention is of a pin-insertion type DIP semiconductor device. External leads 53A and 53B have a narrower forward end portion each which is inserted into a corresponding socket hole provided in the mount substrate, not shown.

In this way, it may be possible to apply the present invention to the DIP type semiconductor device.

The concept of inclining the major surface 11 of the built-in semiconductor chip 10 at a given angle to the mount surface, not shown, may be adopted for the aforementioned embodiments.

Embodiment 9

A semiconductor device according to a ninth embodiment of the present invention will be explained below with reference to Figs. 28 and 29. In Figs. 28 and 29, the same reference numerals are employed to designate parts or elements corresponding to those shown in Fig. 3 except for different parts or elements as will be set forth below.

As shown in Figs. 28 and 29, the present

invention is applied to a pin-insertion type SIP semiconductor device to provide the semiconductor device 152 of the ninth embodiment. External leads 53 are bent partway so that a major surface 11 of a semiconductor chip 10 has an inclination angle relative to a mount surface, not shown.

In the aforementioned semiconductor device thus constructed, the mount thickness as defined in connection with the preceding embodiment becomes smaller than that of the SIP type semiconductor device shown in Figs. 1 and 2 in particular. It is thus possible to detect, for example, light coming in a direction vertical to the mount surface which would otherwise be impossible on the SIP type semiconductor device shown in Figs. 1 and 2.

In this way, the present invention can be applied to the SIP type semiconductor device.

Embodiment 10

A semiconductor device according to a tenth embodiment of the present invention will be explained below with reference to Figs. 30 and 31 with the same reference numerals employed to designate parts or elements corresponding to those shown in Fig. 3.

As shown in Figs. 30 and 31, the present invention is applied to the pin-insertion type SIP semiconductor device to provide a semiconductor device 154 of the tenth embodiment of the present intention with the top surface of a package 12 formed in a direction parallel to, for example, a mount surface, not shown. The external lead 53 is bent partway to have a predetermined inclination angle to the mount surface, not shown.

In the aforementioned semiconductor device 154, the mount thickness as defined above in connection with the preceding embodiment becomes much smaller than the SIP semiconductor device of the ninth embodiment.

Further, the package 12 can be readily manufactured using the package formation mold of, for example, Fig. 10 with a minor modification made thereto.

Reference signs in the claims are intended for better understanding and shall not limit the scope.

Claims

1. A semiconductor device mounted on a mount surface (91) of a mount substrate (90), including a semiconductor chip (10) having an active layer (16) on a major surface (11), which detects at least one of a magnetic line of force and light, at least one lead (13) connected at one end to said semiconductor chip (10) and at the other end to

said mount substrate (90), and a package (12) for sealing the semiconductor chip (10), characterized in that,

5 said package (12) seals said semiconductor chip (10) such that said major surface (11) of said semiconductor chip (10) is inclined at a predetermined angle (8) to said mount surface (91).

10 2. A semiconductor device mounted on a mount surface (91) of a mount substrate (90), including a semiconductor chip (10) having an active layer (16) on a major surface (11), which emits at least one of a magnetic line of force and light, at least one lead (13) connected at one end to said semiconductor chip (10) and at the other end to said mount substrate (90), and a package (12) for sealing the semiconductor chip (10), characterized in that,

15 said package (12) seals said semiconductor chip (10) such that said major surface (11) of said semiconductor chip (10) is inclined at a predetermined angle (8) to said mount surface (91).

20 3. The semiconductor device according to claim 1, characterized in that said major surface (11) of said semiconductor chip is formed parallel to an upper surface of said package (12).

25 4. The semiconductor device according to claim 1, characterized in that said major surface (11) of said semiconductor chip has a predetermined inclination angle to an upper surface (12A) of said package (12).

30 5. The semiconductor device according to claim 1, characterized in that said leads (13) are composed of first and second external leads (13A and 13B) extending from two corresponding opposite sides of said package (12), a vertical length (L1) of the first external lead as defined relative to said mount surface (91) is different from a vertical length (L2) of the second external lead (13B) as defined relative to said mount surface.

35 40 6. The semiconductor device according to claim 1, characterized in that said leads (13) are composed of first and second leads (13C and 13D) extending from two corresponding sides of said package (12) and vertical lengths of said first and second external leads (13C and 13D) as defined relative to said mount surface (91) are made different from each other to meet said predetermined inclination angle (θ).

45 40 7. The semiconductor device according to claim 1 or 2, characterized in that said semiconductor device is of a surface mount type device (100 to 110).

50 55 8. A package formation mold comprising first and second mold halves (71 and 72) used with a semiconductor chip-mounted lead frame (13, 31) sandwiched between mating surfaces (74) of the first and second mold halves to mold a package with the mating surfaces of the first and second

mold halves formed parallel to a major surface of the semiconductor chip (10), characterized by comprising a first mold cavity (75) formed to have a configuration conforming to said semiconductor chip (10) and having a bottom surface (76) inclined relative to the mating surface (74) of the first mold cavity, and a second mold cavity (78) formed to have a configuration conforming to said semiconductor chip (70) and having a bottom surface (78) inclined relative to the mating surface of said second mold cavity, whereby the semiconductor-chip contained package is formed.

5

10

15

20

25

30

35

40

45

50

55

10




FIG. 2




FIG. 1




FIG. 3




FIG. 3A




FIG. 3C




FIG. 3B




FIG. 3D




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10




FIG. 12




FIG. 11




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 19




FIG. 18




FIG. 20




FIG. 22




FIG. 21




FIG. 23




FIG. 24




FIG. 26




FIG. 25




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31



DOCUMENTS CONSIDERED TO BE RELEVANT									
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)						
X	PATENT ABSTRACTS OF JAPAN vol. 9, no. 181 (E-331)(1904), 26 July 1985; & JP - A - 60 052 063 (KANSAI NIPPON DENKI) 23.03.85 * whole document *	1,4,7	H 01 L 21/56 H 01 L 23/32 H 01 L 31/0203 H 01 L 33/00						
Y	idem ---	3,8							
X	PATENT ABSTRACTS OF JAPAN vol. 6, no. 194 (E-134)(1072), 2 October 1982; & JP - A - 57 106 183 (HITACHI) 01.07.82 * whole document *	2,7							
Y	idem ---	3							
Y	PATENT ABSTRACTS OF JAPAN vol. 11, no. 325 (E-551)(2772), 22 October 1987; & JP - A - 62 113 454 (HITACHI) 25.05.87 * whole document *	8							
A	IBM TECHNICAL DISCLOSURE BULLETIN vol.22, no. 8A, January 1980, page 3165, New York, US; R. H. KATYL: "Edge-mounted hall cell sensor" * whole document *	1,2							
A	PATENT ABSTRACTS OF JAPAN vol. 6, no. 107 (E-113)(985), 17 June 1982; & JP - A 57 037 889 (STANLEY DENKI K.K.) 02.03.1982 * whole document *	3,5,6							
A	ELECTRONIC ENGINEERING vol. 53, no. 657, September 1981, pages 17-23, London, GB; J.S. FARRELL: "Trends towards alternative packaging" * pages 17-19; figures 1-3 *	7							
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; padding: 2px;">Place of search</td> <td style="width: 33%; padding: 2px;">Date of completion of the search</td> <td style="width: 33%; padding: 2px;">Examiner</td> </tr> <tr> <td style="padding: 2px;">BERLIN</td> <td style="padding: 2px;">14-06-1990</td> <td style="padding: 2px;">MUNNIX S J G</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	BERLIN	14-06-1990	MUNNIX S J G
Place of search	Date of completion of the search	Examiner							
BERLIN	14-06-1990	MUNNIX S J G							
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document							
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document									